Vasudevan’s group has two papers in IEEE Transactions on CAD (TCAD) in May 2013

Our papers “Formal probabilistic timing verification in RTL” and “Mining Hardware Assertions With Guidance from Static Analysis” cover two diverse aspects of hardware verification. Read and enjoy!

Leave a Reply